In this paper we show that an a-Si:H thin film transistor ͑TFT͒ stressed with bias temperature stress ͑BTS͒ under both gate bias and drain bias produces a nonuniform threshold voltage profile which can be obtained from the quasi-Fermi potential profile and the threshold voltage ͑V t ͒-shift data of BTS under the gate bias only. The transfer and output characteristics calculated with this nonuniform V t -profile agreed well with the measured data, where the calculation was performed using both the gradual-channel approximation and independently the AIM Spice simulation with its level-15 a-Si TFT model. It is shown that local threshold voltage is high at the source and decreases toward the drain. Due to the nonuniform V t -profile in the channel, the drain current level is higher in the forward direction, where the source and drain electrodes are the same between measurement and BTS, than in the reverse direction, where source and drain electrodes are interchanged. The forward and reverse I-V characteristics are somewhat similar to those of metal-oxide-semiconductor field-effect transistors with nonuniform channel doping.
I. INTRODUCTION
The a-Si:H thin film transistors are used in analog circuits either as an active load device or as a pixel amplifier.
An example of such a use is the thin film transistor ͑TFT͒ backplane circuitry for an active-matrix ͑AM͒ organic lightemitting diode display. In the backplane circuitry, a select TFT in the scan line operates in linear mode while a pixel drive TFT operates in saturation mode. In the analog applications, the a-Si:H TFT device is subjected to a prolonged bias stress due to a constant dc bias; in contrast, the switching application undergoes the bias stress in pulsed mode with a rather short duty cycle ͑such as a 33 s positive pulse and a long negative pulse with a 16.6 ms periodicity͒. The prolonged dc bias stress and the different device operating modes cause the bias stress effects in the analog circuits to be different from those in switching circuits. In switching circuits, such as an AM liquid crystal display ͑AMLCD͒, the instability in threshold voltage, mobility, on/off current ratio, and subthreshold swing is usually studied in terms of gate bias stress only. However, in a saturation-mode operation of the TFTs in analog circuits, the gate bias and drain-bias voltages are comparable to each other and together they determine the device instability. Even in the AMLCD switching pixel circuits, the drain bias may be significant in determining the threshold voltage ͑V t ͒-shift. A few publications addressed the effect of drain bias in bias temperature stress ͑BTS͒, mainly the threshold voltage shift.
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Karim et al. 1 reported the drain-bias dependence of V t -shift in inverted staggered bottom gate TFT under bias stress at V gs = 15 V and various V ds at room temperature.
They modeled the V ds -dependence of V t -shift by assuming that the V t -shift is proportional to the total gate charge during stress. Their model agreed approximately with their experimental data, correctly showing the maximum V t -shift at V ds = 0 V and the minimum when the stress is in saturation mode. A more recent paper by Shringarpure et al. 2 reported different forward and reverse I-V characteristics after a saturation-mode bias stress at room temperature. The forward characteristic is where the source and drain electrodes are the same as in bias stress experiment; the reverse characteristic is where the source and drain electrodes are interchanged after the bias stress experiment. They argued that the TFT channel after a saturation-mode stress consisted of two regions: one before the pinch-off point, where the channel is populated with defect states, and the other between the pinch-off point and drain, where the channel is free of any stress-induced defects. 2 They argued that in the forward measurement the channel includes the stressed region and thus that the device shows a higher threshold voltage and lower I dsat . However, in the reverse I-V measurement, they argued that the channel covers the unaffected portion which causes a lower effective V t and thus a higher I dsat . Their interpretation in Ref. 2 of channel condition after a saturation-mode stress is essentially identical to the more detailed model for I-V characteristics in a hot-carrier stressed metal-oxidesemiconductor field-effect transistor ͑MOSFET͒ device by Quader et al. 4 The model used by Quader et al. 4 provides an interesting insight into the device physics after stress. Briefly, Quader et al. 4 modeled a hot-carrier stressed MOSFET as composed of two regions of channel: an undamaged region toward the source and the damaged region toward the drain by the hot-carrier injection. They assumed that the damaged region is populated by uniform interface states. The uniform interface traps are acceptorlike and thus negatively charged when occupied. In the reverse I-V characteristics where the hot-carrier stressed region is near the source, the trap states are fully charged, providing a maximum and uniform negative interface charge in the damaged region. In the forward I-V characteristics, the hot-carrier stressed region is near the drain and the number of charged trap states either stays constant or varies with V ds depending on the quasi-Fermi level, which either stays constant ͑at low V ds ͒ or decreases with increasing V ds , while the trap states are constant in number and distributed uniformly. Also, the authors considered the screening effect at a high V ds in part of the damaged region due to velocity saturation of carriers, which is not important in the case of a-Si:H TFT due to the low carrier mobility.
In this paper we analyzed measured data using a position-dependent threshold voltage shift. The nonuniform V t -profile, induced by a BTS with both gate and drain biases ͑V d -BTS͒, is obtained from the uniform V t -shift data under BTS with a gate bias stress only and the quasi-Fermi potential profile along the channel during V d -BTS. This approach assumes that the local threshold voltage shift is proportional to the local overdrive stress and is consistent with the defect pool model. 5, 6 With this nonuniform V t -profile, we calculate the transfer and output characteristics in forward and reverse directions and compare them to the measured data.
A TFT channel with a continuously varying local threshold voltage is similar to the nonuniform channel of a MOS-FET with a nonuniformly doped channel ͑NUDC͒. The NUDC is a way to suppress undesirable short-channel effects, 7 such as V t rolloff or channel punch through. NUDC is also present in lateral double-diffused and vertical doublediffused power MOSFET devices in which the channel is formed by a lateral diffusion difference between the n + source doping and the high-voltage p-doping under the gate. For a MOSFET with NUDC, the linear-mode transfer characteristic ͑TC͒ ͑I d -V gs ͒ is not quite linear and makes it difficult to extract the V t unambiguously. The NUDC MOSFETs have a position-dependent local threshold voltage, V t ͑y͒, and may be viewed as an infinite number of MOSFETs, each with the V t ͑y͒ at channel position y and a differential channel length dy. Victory et al. 8 used the charge-sheet model ͑CSM͒ to analyze the nonuniform doping along the channel. They divided the channel into N segments, each with a uniform doping, where the gradual-channel approximation ͑GCA͒ formulas for MOSFET with a uniform channel were used for each uniform segment for surface potential, body-effect coefficient, bulk Fermi level, and channel mobility while an averaged channel charge and an average gradient of quasiFermi potential were used to calculate the channel current, with the constancy of channel current imposed across different segments. A system of 3N − 3 nonlinear equations for 3N − 3 unknowns were solved with a boundary condition on quasi-Fermi potential: V N = V ds and V 0 = 0. They compared this numerical solution to the device simulator PISCES simulation result. N = 8 showed a good agreement with the transconductance ͑G m ͒ data, but N Ͻ 8 showed an increasingly poor agreement with the decreasing N with respect to the PISCES data for a L = 5.5 m MOSFET. 8 Wang 9 also analyzed the I-V and transconductance characteristics of MOSFETs with a nonuniform channel doping. Dividing the channel into N grids, the local V t ͑y i ͒ at the grid point y i was calculated to reflect the local doping level. Also, the gatebias-dependent local mobility, ͑y i ͒, was calculated at the grid point. Local surface potential was solved using the CSM as a function of gate bias, quasi-Fermi potential, and bulk bias; the channel charge density was obtained in terms of local doping level and surface potential; and the GCA yielded the drain current. A matrix equation was solved numerically. Wang 9 discussed the effect of peak doping location on I d -V gs and G m -V gs characteristics. Moving the peak doping position toward the drain, the I d -V gs moved toward a higher V gs , indicating a higher V t . G m was more peaked as the peak of the doping profile was closer to the source and smoother as the peak doping profile moved away from the source. For a step-function profile of N A , G m -V gs was more peaked when the high concentration was at source side and smoother when the high N A was at drain side.
Based on the above observations of various approaches to the hot-carrier-stressed MOSFETs and MOSFETs with NUCD, we use a simple approach of considering the local V t and local carrier mobility in the I-V calculation. Moreover, the nonuniform V t -profile, V t ͑y͒, in the a-Si:H TFT sample after V d -BTS, is obtained from the V t -shift data of a uniformly stressed sample by BTS with gate bias stress only. After a saturation-mode stress or after V d -BTS in general, the a-Si:H TFT channel is characterized by V t ͑y͒ and FE ͑y͒.
II. EXPERIMENTS
The amorphous-Si:H TFT device used in this study had an inverted staggered structure with a Mo/Al gate metal layer on a glass substrate, followed by 400-nm-thick silicon nitride gate insulator, a-Si:H semiconductor layer, and Mo source and drain contact metal under the surface protective layer. 10 Bias stress was done on a hot chuck, capable of setting sample temperature between room temperature and 300°C, which was mounted on a probe station. All stress experiments and the I-V characteristic measurements were performed at 100°C. We chose a 100°C stress temperature which exceeds the average ͑about 50°C͒ or even the upperend ͑about 70°C͒ operating temperature of the AMLCD backplane circuits under backlighting because a higher stress temperature accelerates the V t -shift and thus can provide a worst-case V t -shift estimate in the reliability testing. This is also useful for devices in a harsh operating environment such as automotive applications where the upper-end operating temperature can easily exceed 70°C. The BTS under gate bias stress only was performed at a stress gate bias, V gs , ranging from 0 up to 20 V for 1500 s with both drain and source terminals connected to ground. The V d -BTS experiments were performed for 1500 s at a constant gate bias of V gs = 20 V and a selected drain bias, usually V ds = 20 V, with the source terminal connected to ground.
After each BTS or V d -BTS had been completed, the linear and saturation transfer characteristics ͑I d -V gs ͒ were immediately obtained, followed by an output characteristic ͑I d -V ds ͒, with the sample on a hot chuck maintained at 100°C, spending minimal time for the I-V scans in order to minimize the complications from annealing ͑because the sample temperature is at 100°C during the measurements͒ or extra bias stress ͑because the I-V scans apply dc biases to sample͒. Typical scan times were about 4 s for each I d -V gs scan for V gs from −20 to 20 V, 5-8 s for saving the data file, and 6-9 s for the I d -V ds scans for V ds from 0 to 30 V with V gs set at three different voltages. The I-V scans were done with a HP4145B semiconductor parameter analyzer. After each stress and I-V scan experiment, the entire wafer was annealed at 180°C for 2 h in an oven, which recovered the original sample characteristics. For the V d -BTS-stressed samples, the I-V characteristics were obtained in both forward and reverse directions. The order of data acquisition of the forward and reverse characteristics slightly affected the result because the thermal annealing during the previous I-V scan affected the next I-V data. Both BTS and I-V scans were conducted inside an electromagnetic interference ͑EMI͒-shielded dark box.
III. EXPERIMENTAL RESULTS AND MODEL CALCULATION
For a stress voltage lower than some critical value ͑V gs Ͻ V gc ͒, it is generally accepted that the threshold voltage instability arises mainly due to state creation in the channel region; for a higher stress voltage ͑V gs Ͼ V gc ͒, the V t -shift is caused by charge trapping in the silicon nitride dielectric. 11 The critical voltage, V gc , depends on the stoichiometry of silicon nitride dielectric and is greater than 80 V for a stoichiometric silicon nitride. 11 In this work we applied a stress voltage V gs of up to 20 V, which is low enough for state creation to be the dominant mechanism. We briefly describe the state creation process according to the defect pool model. 12, 13 A detailed understanding of this model is useful in modeling the nonuniform channel after V d -BTS: the weak Si-Si bonds or equivalently the band tail states break and form the Si dangling bonds. In order to break, the weak bond must be occupied by an electron and the broken bond is stabilized by a hydrogen atom which must diffuse to the weak bond site. 5 The weak bonds comprise of the band tail states and the dangling bonds form the deep states; the deep states are negatively charged in a n-type a-Si, and more defects are charged than are neutral in an intrinsic a-Si:H. 14 Negatively charged defects in a n-channel device raise the threshold voltage. The rate of increase in the density of dangling bonds is proportional to the product among the density of weak bonds, the occupancy of band tail states ͑and thus the electron density in the channel͒, and the hydrogen diffusion coefficient. 5 Therefore, at a given stress voltage, temperature, and total stress time, the threshold voltage shift is proportional to the charge density Q str of band tail electrons which depends on the stress bias. Furthermore, Q str is not uniform under V d -BTS. For example, at the beginning of stress ͑when the a-Si:H TFT has a uniform threshold voltage, V t0 ͒, the local electron charge density at a stress bias V gs is given by
where C g is the gate capacitance, V t0 is the initial threshold voltage, and V str ͑y͒ is the quasi-Fermi potential profile induced by the drain bias V ds . For example, under a saturationmode V d -BTS, the quasi-Fermi potential V str ͑y͒, calculated under the GCA, takes on a squared-root form with the apex at the pinch-off point. 15 V str ͑y͒ for a saturation-mode stress is obtained from
where the constants V 1 and L 1 are found, for example, by the following: defining the pinch-off point ͑y = L 1 ͒ as the position where the electric field dV str / dy reaches an arbitrarily large value ͑e.g., 3 ϫ 10 5 V / cm or near the dielectric breakdown field of Si͒; assuming that this constant electric field exists throughout the depletion region between the pinch-off point and drain, which satisfies the requirement of electric field continuity throughout the channel; and using the condition V str ͑L͒ = V ds where L is the channel length. Equation ͑2͒ gives the quasi-Fermi potential in channel between source and pinch-off point. Equation ͑2͒ was used to obtain the V t -profile after V d -BTS and the I-V curve in the gradualchannel approximation and was illustrated in Fig. 1͑A͒ . Equation ͑2͒ is similar to the channel potential in Ref. 15 ; however, in Ref. 15 the electric field dV str / dy becomes infinite at the pinch-off point while we assume a very large yet finite dV str / dy at the pinch-off point and in the depletion region.
Before the pinch-off point during a saturation-mode bias stress, the distribution of gate overdrive voltage along the channel is given by V ov ͑y͒ = V gs − V t0 − V str ͑y͒, which is illustrated in Fig. 1͑A͒ . This stress produces a nonuniform charge density as given by Eq. ͑1͒ and consequently a nonuniform voltage shift which will be proportional to V ov ͑y͒ at each coordinate along the channel. Beyond the pinch-off point, the channel is depleted and is under a negative overdrive stress. We neglected any effect of the local negative bias stress in this region, as Fig. 1͑B͒ suggests. It is interesting to note that the V t ͑y͒-profile in Fig. 1͑B͒ is similar to that in a nonuniformly doped MOSFET in Ref. 8 . An a-Si:H TFT sample, which has an inverted staggered bottom gate geometry with gate width W = 200 m and length L =20 m where the gate, source, and drain metallizations are in a straight I-type geometry, was first stressed with a BTS at 100°C for 1500 s, with source and drain shorted to ground and the V gs stress varying from 6 to 20 V. Before and after the stress, a linear TC was measured at V ds = 0.1 V with V gs scanning from 0 to 20 V while the sample was maintained at 100°C. The saturation transfer characteristics were similarly measured at V ds = 20 V before and after stress. By extrapolating the transfer curves ͑data range from V gs = 6 to 20 V͒ and from the voltage intercept, the threshold voltage was obtained. Figure 2 shows the threshold voltage values thus extracted before and after the 1500 s BTS stress. Figure 2 also shows the threshold voltage ͑V t0 ͒ of the AIM Spice level-15 a-Si:H TFT model parameters extracted by fitting the linear-mode TC, saturationmode TC, and output characteristic curves, following the approach in Ref. 16 . It should be noted that the AIM Spice parameter V t0 is extracted while taking into account the V gs -dependence of field-effect mobility. However, the V t extraction by extrapolating the I-V curve is done without explicitly considering the V gs -dependence of mobility and thus this method will have more error. It is interesting to note in Fig. 2 that the V t obtained from saturation-mode TC is closer to the V t0 of the AIM Spice level-15 model both before and after stress. The V t extracted from a linear-mode TC is substantially higher than those from a saturation-mode TC or AIM Spice. We suspect that the V t extracted from a saturation-TC is less seriously affected by the V gs -dependence of FE than the linear TC-extracted V t . This is because the quasi-Fermi potential substantially reduces the local gate overdrive voltage ͑and thus the vertical electric field͒ in the saturation mode ͑V ds =20 V͒ and because the saturation-mode extrapolation method depends on mobility only as ͱ FE ͑V gs ͒ while the triode-mode extrapolation method depends on FE ͑V gs ͒ linearly.
A linear regression of the BTS data of V t versus V gs is as follows:
where A = −0.453 V and B = 0.288 based on the saturation-TC-extracted V t data in Fig. 2 . The nonuniform V t -profile after a saturation-mode V d -BTS with V gs = 20 V and V ds =20 V is
where V str ͑y͒ is found from Eq. ͑2͒. V t ͑y͒ is shown in Fig. 3 . We use this V t -profile and calculate the linear and saturation I-V characteristics after the V d -BTS at 100°C for 1500 s, using the GCA and independently, using the AIM Spice simulation.
A. The GCA calculation
The nonuniform channel in a long-channel device is handled here in terms of a position-dependent threshold voltage and a position-dependent mobility in the gradual-channel approximation. Transistors with a nonuniform channel include a-Si:H TFTs after V d -BTS and MOSFETs with a nonuniform doping or after a hot-carrier stress,
All quantities refer to the a-Si:H TFT after a bias stress, W is the channel width, FE ͑y͒ is the position-dependent fieldeffect mobility, Q͑y͒ is the local carrier charge density per unit area, V t ͑y͒ is the nonuniform threshold voltage caused by V d -BTS, and V͑y͒ is the quasi-Fermi potential due to the drain bias V ds in measurement. The maximum V t -shift occurs at the source-end of channel ͓see Fig. 1͑B͔͒ and equals the V t after a BTS stress at the same V gs ͑with zero V ds ͒. For the position dependence of mobility, we extracted the field-effect mobility after a BTS stress at 100°C for 1500 s as a function of the stress gate bias V gs ranging from 3 to 20 V at zero drain bias. The extracted field-effect mobility was found to be approximately constant within about Ϯ3%. Therefore, we assumed that the field-effect mobility has a negligible dependence on the stress voltage under the stress conditions here. 
where 0 is the band mobility with a default value of 10 cm 2 / V s and V AA and ␥ are fitting parameters. After a 20 V BTS at 100°C for 1500 s, we extracted the AIM Spice level-15 model parameters following the procedure in Ref. 16 , which yielded V AA = 1.65ϫ 10 8 V and ␥ = 0.253. After V d -BTS, the local field-effect mobility of Eq. ͑7͒ is changed to
Integrating Eq. ͑5͒ with the field-effect mobility of Eq. ͑8͒, we obtain the following GCA formula:
Here, LЈ = L and V d Ј= V ds for the triode-mode measurement and LЈ = L sat and V d Ј= V dsat for the saturation-mode measurement, where L sat is the distance between source and pinch-off point and V dsat is the quasi-Fermi potential at the pinch-off point. The quasi-Fermi potential during measurement, V͑y͒, was obtained using Eq. ͑2͒ where V͑y͒ replaces V str ͑y͒. Using the V t -profile in Fig. 3 , Eq. ͑9͒ was numerically integrated to obtain the linear-mode and saturation-mode transfer characteristics ͑I d -V gs ͒ and the output characteristics ͑I d -V ds ͒ for the a-Si:H TFT with L =20 m, W = 200 m, and C g = 1.38ϫ 10 −8 F / cm 2 . The calculated ͑solid lines͒ linear-mode and saturationmode transfer curves are compared with the experimental data ͑symbols͒ in Figs. 4͑A͒ and 4͑B͒, respectively, for the forward ͑source and drain are the same as in stress͒ and reverse ͑source and drain are interchanged from stress͒ characteristics. For the linear-mode transfer curves, the forward and reverse characteristics were the same. The saturationmode drain current ͑I d ͒ is higher in the forward direction than in the reverse direction. The reverse data taken right after the forward data with the sample maintained at 100°C showed a small but significant thermal annealing effect. The time ͑4-5 s͒ required to complete a transfer curve measurement was enough to produce a small yet significant reduction in the V t -shift due to thermal annealing. Therefore, we made two independent measurements, one measurement with forward first and reverse next and, after a 180°C 2 h thermal annealing followed by an identical V d -BTS stress, the other measurement was made with reverse first and forward next. The two forward I-V data and the two reverse data were averaged, respectively, in order to cancel out any annealingcaused discrepancy between the forward and reverse data. The averaged forward and reverse I-V data are shown in Fig.  4 . The good agreement between the GCA-calculated transfer and output characteristics with the experimental data indicates that the V t -profile shown in Fig. 3 is indeed correct after the saturation-mode of 20 V V d -BTS at 100°C for 1500 s. The good agreement also suggests that under our stressing conditions, the assumption that the field-effect mobility FE is independent of the stress voltage is reasonable.
The difference between forward and reverse saturationmode TCs is mainly due to the V t -profile ͑see Fig. 3͒ which is the highest at the source-end for forward and the highest at the drain-end for reverse. Elaborating on this, let us make a simplifying assumption that FE is constant throughout the channel. Then, Eq. ͑9͒ becomes
where J is the channel average of the local threshold voltage normalized by the local overdrive voltage V ov ͑y͒,
FIG. 4. Measured ͑symbols͒ and calculated ͑solid lines͒ I-V data of ͑a͒
forward ͑upper curves͒ and reverse ͑lower curves͒ saturation-mode ͑V ds =20 V͒ transfer characteristics for a-Si:H TFT after 1500 s V d -BTS at 100°C, ͑b͒ linear-mode transfer characteristics, and ͑c͒ forward and reverse output characteristics. The solid curves were calculated using Eq. ͑9͒ based on the V t -profile of Fig. 3 and included a 100 k⍀ series resistance between source and channel and between drain and channel, respectively. Figure 5͑A͒ shows the channel average of a normalized local threshold voltage, ͗V t / V ov ͘, as a function of the measurement gate bias, V gs , for forward and reverse measurements in linear and saturation modes, respectively. For the abovethreshold region ͑e.g., V gs greater than the maximum local V t ͒, the linear-mode characteristic has nearly the same ͗V t / V ov ͘ in forward and reverse directions. However, the saturation mode has a ͗V t / V ov ͘ which is clearly greater in the reverse direction than in the forward direction except for a low V gs region ͑lower than about 6 V͒. Therefore, it may be concluded that the forward saturation current is higher than the reverse saturation current because of the lower average normalized threshold voltage. It is also interesting to note that, compared to the reverse case, the forward V t ͑y͒ / V ov ͑y͒ is relatively flat along the channel, with only a slightly increasing tendency from the source ͑high-V t region͒ toward the drain ͑low-V t region͒. This is illustrated in Fig. 5͑B͒ for V gs = 20 V and V ds = 20 V. This means that the channel affects the forward drain current almost uniformly. However, the profile of reverse V t ͑y͒ / V ov ͑y͒ increases more rapidly from the source ͑low-V t ͒ toward the drain ͑high-V t ͒, with a pronounced increase near the drain end of channel ͑the highest-V t region͒. Therefore, the reverse drain current is affected strongly by the drain side, particularly the highest-V t region. It is also interesting to note that the difference in the forward and reverse transfer curves will lead to a different extracted threshold voltage if a simple extrapolation method is used on the measured data. The resulting discrepancy in extracted V t will be further discussed later in this paper. Figure 4͑C͒ shows the experimental and calculated output characteristics. Calculation with Eq. ͑9͒ using the V t -profile in Fig. 3 used the same device parameters as in the transfer characteristic calculation in Figs. 4͑A͒ and 4͑B͒, except that here, we included the quasi-Fermi potential in the field-effect mobility ͓Eq. ͑8͔͒ due to the varying V ds . The agreement between calculated and measured output characteristics is indeed good.
B. Circuit model and spice simulation
The nonuniform channel after V d -BTS was divided into N segments where each segment had a channel length of L / N and a uniform threshold voltage corresponding to the average of local V t values. The N series-connected TFTs had their body terminals merged together as Fig. 6 shows. The fieldeffect mobility parameters ͑ 0 , ␥, and V AA ͒ and all device parameters except for the threshold voltage were the same for all component TFTs. This "series-connected transistor" model is shown in Fig. 6 . We used the AIM Spice circuit simulator with the level-15 a-Si:H TFT model to simulate the transfer and output characteristics. The above-threshold parameters of the level-15 model were first extracted for the experimental data of 20 V 1500 s BTS-stressed sample at 100°C, following the procedure in Ref. 16 . The extracted level-15 parameters that are different from the default values are shown in the table of Fig. 6 . The device parameters including the V t -profile and field-effect mobility are the same as they were in the GCA calculation of Fig. 4 . Figure 7 shows both simulated and experimental linear and saturation transfer characteristics and output characteristics. A very good fit between simulated and experimental data is obtained in all three I-V characteristics. This result supports the validity of the series-connected transistor model of Fig. 6 and reinforces the validity of the V t -profile shown in Fig. 2 and the validity of procedure, that is, replacing the gate overdrive voltage, V gs -V t0 , in the ⌬V t versus V gs data of BTS by a local overdrive voltage, V gs -V t0 -V str ͑y͒, to obtain the V t -profile in a V d -BTS stressed sample. The local overdrive stress voltage used in obtaining the V t -profile is consistent with the defect pool model. FIG. 5 . ͑a͒ The channel average ͗V t / V ov ͘ vs the gate bias in saturation mode ͑V ds =20 V͒ or triode mode ͑V ds = 0.1 V͒. For the forward and reverse configurations, a nearly identical ͗V t / V ov ͘ is obtained for the triode mode; in the saturation-mode, however, the forward ͗V t / V ov ͘ is lower than the reverse ͗V t / V ov ͘, which leads to a higher forward saturation drain current than the reverse current. ͑b͒ In a saturation mode ͑V ds = V gs =20 V͒, V t / V ov is plotted as a function of position along the channel. Forward V t / V ov is fairly uniform except for near the pinch-off point where V ov is close to zero. Reverse V t / V ov is low at source ͑y =20 m͒ and increases toward drain ͑y =0 m͒ where the local V t is high. Therefore, the nonuniform V t -profile affects the forward and reverse saturation currents differently. 
IV. DISCUSSION AND SUMMARY
We showed in this paper that the V d -BTS with a nonzero drain bias produces a nonuniform threshold voltage profile in a-Si:H TFT. The nonuniform profile of V t was obtained from the V t -shift versus V gs data of BTS by considering the quasiFermi potential profile during V d -BTS. In the V d -BTS stressed sample, the maximum local V t occurs at the source and the minimum occurs at the drain. The maximum V t at the source after V d -BTS equals the V t value after a BTS with the same V gs . The linear and saturation transfer characteristics, as well as the output characteristics, were calculated using the V t -profile V t ͑y͒ shown in Fig. 2 based on the gradualchannel approximation. Good agreement was obtained as shown in Fig. 4 . Furthermore, the graded V t -profile was modeled as N series-connected TFT devices with their body terminals merged, where each component TFT had a uniform channel and a channel length of L / N. Excellent agreement was obtained between the experimental data and the spice simulation for N = 10. The agreement was still good for the model transistor components as few as N = 5. The nonuniform local threshold voltage profile ͑higher at source and lower at drain͒ resulted in a forward drain current higher than the reverse current for saturation mode. The linear-mode transfer characteristics at V ds = 0.1 V were nearly the same in both forward and reverse directions.
The different forward and reverse saturation-mode transfer characteristics for the same sample with a nonuniform V t -profile will lead to a different extracted V t value. In the extrapolation method, the threshold voltage is obtained by extrapolating the straight portion of the I-V data in either the linear I d -V gs plot for linear transfer curves or the ͱ I d -V gs plot for saturation transfer curves. The V gs -intercept of this extrapolation is taken as the V t value. Figure 8 shows the extracted V t by extrapolation from both simulated and experimental transfer characteristics which were shown in Figs. 4 and 7 where the simulated data were based on the V t -profile of Fig. 2 . The extracted V t from the forward saturation-mode transfer curve is lower than that from the reverse curve by about 0.5Ϯ 0.1 V. This is mainly because the nonuniform V t -profile affects the forward and the reverse curves differently through the different values of normalized V t ͑see Fig.  5͒ . Figure 8 also shows that the extracted V t 's from the linear transfer curves are higher than those from forward saturation-mode transfer curves by as much as 1.0Ϯ 0.1 V. This higher V t from the linear-mode data seems to be caused mainly by the influence of the V gs -dependence of field-effect mobility on the transfer I-V curve. The extracted V t from the saturation-mode transfer curve is much less sensitive to the field-effect mobility than the linear transfer I-V because of a reduced V gs -dependence ͑the power-law dependence is ␥ / 2 for saturation versus ␥ for linear͒ and due to a substantially reduced gate overdrive voltage caused by the high quasiFermi potential in the channel in a saturation-mode biasing. These reasons seem to be responsible, at least partially, for the observation that the extracted V t from the saturationmode transfer curve is close to the AIM Spice level-15 model parameter V t0 as shown in Fig. 2 . 
